

Unscrambling the Alphabet Soup

An Interconnect Primer

Dr Matthew Grosvenor

Principal Engineer (Exablaze)
Global STAC Live

© 2020 Cisco and/or its affiliates. All rights reserved

Announcements



Exablaze is now part of Cisco.



Better Together Now

Immediate improvements to customer experience



Hire and train global Exablaze specialist sales team

Better Together Now

Immediate improvements to customer experience



Hire and train global Exablaze specialist sales team



Train global Exablaze specialist technical support team

Better Together Now

Immediate improvements to customer experience



Hire and train global Exablaze specialist sales team



Train global Exablaze specialist technical support team



Retain Exablaze product range and roadmap

Better Together 2020

Longer term integration work

- Cisco global 24/7 technical support and RMA options
- Cisco global partner, reseller and distributor network
- Cisco manufacturing and procurement integration
- Cisco global shipping and logistics

New Product Announcements

New Smart NICs



ExaNIC X25

New Smart NICs



ExaNIC X25



ExaNIC X100

ExaNIC X25 / X100 Features

Ultra-low Latency Smart NIC cards optimized for financial trading

- New Xilinx KU3P Ultrascale+ based FPGA SmartNICs
- Ultra-low latency 10GbE NIC
- 568ns trigger to response latency*
- 2 port SFP28 / QSFP28 form factors
- Optional 4 / 9GB DDR4 onboard
- 25GbE capable hardware**
- Firmware Development Kit

* Not a STAC Benchmark (yet) **25GbE firmware late 2020

New Switch Platform



ExaLINK Triton

ExaLINK Triton Features

Ultra-low Latency Smart Switch optimized for financial trading

- Xilinx Ultrascale+ based FPGA Smart Switch platform
- Initial L3+ switch firmware release (Aug)
 - L2 switching (MAC learning, VLAN, IGMP, STP)
 - L3 switching (IP routing, BGP, PIM)
 - L4 switching (NAT)
 - Latency 100-200ns*
- 25G capable hardware**
- Firmware Development Kit (VU35P-3)

Unscrambling the Alphabet Soup

An Interconnect Primer

The Interconnect Alphabet

The Interconnect Alphabet


- AGP
- BlueLink
- CCIX
- CXL
- GenZ
- Ethernet
- FSF
- Infiniband
- ISA
- NVLink
- OpenCAPI
- PCle 3.0 / 4.0 / 5.0 / 6.0
- QPI
- UPI
- VCLX

The Interconnect Alphabet Soup

- AGP
- BlueLink
- CCIX
- CXL
- GenZ
- Ethernet
- FSF
- Infiniband
- ISA
- NVLink
- OpenCAPI
- PCle 3.0 / 4.0 / 5.0 / 6.0
- QPI
- UPI
- VCLX



What is an interconnect anyway?




What is cache coherence?





Before we go forward, we must go...









































































... FL



















PCI: Peripheral Component Interconnect (bus)














































SMP: Symmetric Multiprocessing










































1.
$$RD(0x42) = 17$$

2.
$$RD(0x42) = 17$$




Cache Coherency:


Ensure that all caches have a consistent view of memory


1.
$$RD(0x42) = 17$$


2.
$$RD(0x42) = 17$$


































© 2020 Cisco and/or its affiliates. All rights reserved




















- Cache coherency implementations are complicated





- Cache coherency implementations are complicated
- Typically some sort of "MESI" protocol.





- Cache coherency implementations are complicated
- Typically some sort of "MESI" protocol.
- Memory and caches need to be aware of the protocol (i.e. require CA/HA)














NUMA: Non-uniform memory access


QPI: Quick Path Interconnect UPI: Ultra Path Interconnect





Cache Coherency Domain

















NVIDIA Turing GPU Architecture



NVIDIA Turing GPU Architecture




NVIDIA Turing GPU Architecture




NVIDIA Turing GPU Architecture


Memory controller and High bandwidth memory





NVIDIA Turing GPU Architecture




NVIDIA Turing GPU Architecture








What is an interconnect?




What is cache coherence?








Interconnect RAM UPI Cache Cache CPU3 CPU4


Interconnect RAM RAM UPI Cache Cache Cache Cache CPU1 CPU2 CPU3 CPU4 **CPUs**




















Is PCIe the right accelerator interconnect?



Is PCIe the right accelerator interconnect? What about cache coherency?




Is PCle the right accelerator interconnect? What about cache coherency?





© 2020 Cisco and/or its affiliates. All rights reserved


Is PCle the right accelerator interconnect?
What about cache coherency?
Does this apply to GPUs only?





Is PCIe the right accelerator interconnect?
What about cache coherency?
Does this apply to GPUs only? No!


































Host

Is PCIe Ethernet the right accelerator host interconnect? RAM RAM RAM RAM Mem Ctlr Mem Ctlr Ethernet OPI / UPI Cache Cache Cache Cache Cache FPGA PL FPGA PL CPU₁ CPU2 CPU3 CPU4 **CPUs** NICs NIC

Is PCIe Ethernet the right accelerator interconnect?




Is PCIe Ethernet the right accelerator interconnect? What about unified cache coherency?



Host

Is PCIe Ethernet the right accelerator interconnect? What about unified cache coherency?





Unscrambling the alphabet (soup?)...

- AGF
- BlueLink
- CCIX
- CXL
- GenZ
- Ethernet
- FSE
- ISA
- NVLink
- OpenCAPI
- PCle 4.0 / 5.0
- QPI
- UPI
- VCLX

- AGF
- FSB
- ISA
- OP
- BlueLink
- NVLink
- UPI
- VCLX
- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0
- GenZ
- Ethernet

- AGP
 FSB
 ISA
 OPI
 OPI
- BlueLink
- NVLink
- UPI
- VCLX
- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0
- GenZ
- Ethernet

- BlueLink
- NVLink
- UPI
- VCLX
- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0
- GenZ
- Ethernet

- BlueLink
- NVLink
- UPI
- VCLX
- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0
- GenZ
- Ethernet

Proprietary

- VCLX
- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0
- GenZ
- Ethernet

- VCLX → I made this one up
- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0
- GenZ
- Ethernet

- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0
- GenZ
- Ethernet

- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0
- GenZ
- Ethernet

- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0

Mostly inside a host

- GenZ
- Ethernet

- CCIX
- CXL
- OpenCAPI
- PCle 4.0 / 5.0

Mostly inside a host

- GenZ
- Ethernet

- Datacenter

CCIX
 CXL
 OpenCAPI
 PCle 4.0 / 5.0
 GenZ
 Chip-to-chip up to rack-scale
 Ethernet
 Datacenter

Standard

Standard

Ethernet

Standard	PHY
Ethernet	802.3

Standard	PHY	Link Rate (Gb/s)
Ethernet	802.3	100

Standard	PHY	Link Rate (Gb/s)	Max Links
Ethernet	802.3	100	8



Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)
Ethernet	802.3	100	8	800

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence
Ethernet	802.3	100	8	800	none

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	

In one word /

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	

In one word / AKA: my outrageous opinions

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16				

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256		

Max

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	

May

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

PCIe 4.0 announced in 2011

Device availability 2020

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32				

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early

PCle 5.0 announced in 2017 / Devices availability 2021?

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800		



Based on BlueLink / NVLink?

PCle 5

OCAPI

32

25

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

16

32

Early


none


full


PCle 5.0


OpenCAPI

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	









PCle 5

OCAPI

32

25

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

16

32

Early

none

full

PCle 5.0

OpenCAPI

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9

Who runs Power9? /

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9

Who runs Power9? / Intel has 90%+ DC market share

PCle 5

OCAPI

PCle 5

32

25

32

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

16

32

16

Early

Power9

none

full

© 2020 Cisco and/or its affiliates. All rights reserve

PCle 5.0

OpenCAPI

CCIX

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9

16

Reuse PCIe PHY chips, retimers, connectors etc

PCle 5

32

CCIX

PCle 5

OCAPI

PCle 5.0

CCIX

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCIe 4.0	PCle 4	16	16	256	none	Late

512

800

512

Early

Power9

none

full

full

Max


OpenCAPI 25 32 PCle 5 16


32


10


16

32









PCle 5

PCle 5

PCle 5.0

CCIX

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCIe 4.0	PCle 4	16	16	256	none	Late

512

800

512

Early

Power9

none

full

full

Max

OpenCAPI OCAPI 25 32

32

32

10

16

16

PCle 5

OCAPI

PCle 5

32

25

32

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

Early

Power9

Perfect

none

full

full

Max

16

32

16

PCle 5.0

OpenCAPI

CCIX

PCle 5

OCAPI

PCle 5

32

25

32

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

Early

Power9

Dead

none

full

full

Max

16

32

16

PCle 5.0

OpenCAPI

CCIX

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9
CCIX	PCle 5	32	16	512	full	Dead

Killed by CXL

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9
CCIX	PCle 5	32	16	512	full	Dead

Killed by CXL / Why?

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9
CCIX	PCle 5	32	16	512	full	Dead
CXL	PCle 5	32	16	512		

Same as CCIX

PCle 5

OCAPI

PCle 5

PCle 5

32

25

32

32

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Conerence	IOVV
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

Early

Power9

Dead

none

full

full

asymm

Max

16

32

16

16

© 2020 Cisco and/or its affiliates. All rights reserve

PCle 5.0

OpenCAPI

CCIX

CXL

PCle 5

OCAPI

PCle 5

PCle 5

32

25

32

32

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

16

32

16

16

512

800

512

512

asymm
Huh?

none

full

full

Early

Dead


Power9


PCle 5.0


OpenCAPI


CCIX

CXL











Pros:

- simplify accel



Pros:

- simplify accel
- sys perf




Asymmetric Cache Coherence

Pros:

- simplify accel
- sys perf

Cons:

- CPU deps




Asymmetric Cache Coherence

Pros:

- simplify accel
- sys perf

Cons:

- CPU deps
- Limited vis



PCle 5

OCAPI

PCle 5

PCle 5

32

25

32

32

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Conerence	IOVV
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

Early

Power9

Dead

none

full

full

asymm

Max

16

32

16

16

© 2020 Cisco and/or its affiliates. All rights reserve

PCle 5.0

OpenCAPI

CCIX

CXL

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9
CCIX	PCle 5	32	16	512	full	Dead

16

512

asymm

Max

Intel

CXL

PCle 5

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9
CCIX	PCle 5	32	16	512	full	Dead
CXL	PCle 5	32	16	512	asymm	Intel

AKA Winner

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early
OpenCAPI	OCAPI	25	32	800	full	Power9
CCIX	PCle 5	32	16	512	full	Dead
CXL	PCle 5	32	16	512	asymm	Intel

AKA Winner AKA Winner Intel has 90%+ DC market share!!

PCle 4

PCle 5

OCAPI

PCle 5

PCle 5

PCle 5.0

802.3

16

32

25

32

32

PCle 4.0

PCle 5.0

OpenCAPI

CCIX

CXL

GenZ

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous

256

512

800

512

512

Late

Early

Dead

Intel

Power9

none

none

full

full

asymm

1400

16

16

32

16

PCle 5

OCAPI

PCle 5

PCle 5

PCle 5.0

802.3

32

25

32

32

Huh?

PCle 5.0

OpenCAPI

CCIX

CXL

GenZ

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

Early

Dead

Intel

Power9

none

full

full

asymm

Max

16

32

16

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

Max

CXL PCle 5

PCle 5.0

OpenCAPI

CCIX

GenZ

PCle 5

OCAPL

PCle 5

32

25

32

Power9 Dead Intel

Early

none

full

full

32 16 512 asymm PCle 5.0 Short, medium and long range 802.3 (scales from chip-2-chip, to rack scale)

16

32

PCle 5

OCAPI

PCle 5

PCle 5

PCle 5.0

/ 802.3

32

25

32

32

56

PCle 5.0

OpenCAPI

CCIX

CXL

GenZ

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

Huh?

Early

Dead

Intel

Power9

none

full

full

asymm

Max

16

32

16

PCle 5

PCle 5

PCle 5.0

802.3

32

25

32

32

56

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Conerence	IOVV
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

PAM4 50GbE

IOVA

Early

Power9

Dead

Intel

none

full

full

asymm

Max

16

32

16

16

OpenCAPI OCAPI
CCIX PCIe 5

PCle 5.0

CXL

GenZ

PCle 5

OCAPI

PCle 5

PCle 5

PCle 5.0

802.3

32

25

32

32

56

PCle 5.0

OpenCAPI

CCIX

CXL

GenZ

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

12,800

Early

Dead

Intel

Huh???

Power9

none

full

full

asymm

Max

16

32

16

16

Standard	PHY	Link Rate (Gb/s)	Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

12,800

Early

Power9

Dead

Intel

none

full

full

asymm

256x50G

Max

16

32

16

16

256

32

25

32

32

56

PCle 5

OCAPI

PCle 5

PCle 5

PCle 5.0

802.3

PCle 5.0

OpenCAPI

CCIX

CXL

GenZ

PHY

OCAPL

PCle 5

PCle 5

PCle 5.0

802.3

25

32

32

56

Standard

OpenCAPI

CCIX

CXL

GenZ

Starraara		Ziriit rtato (dia/o)	Links			1011
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early

800

512

512

12,800

32

16

16

256

Datarate (Gb/s)

Coherence

full

full

asymm

IOW

Power9

Dead

Intel

256x50G = Never!

Max

Link Rate (Gb/s)

@ 2020 Ciena and/ar its affiliator. All rights received

PHV

OCAPI

PCle 5

PCle 5

PCle 5.0

802.3

25

32

32

56

Standard

OpenCAPI

CCIX

CXL

GenZ

Staridard		Link rate (db/5)	Links		Concrenee	10 * *
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early

800

512

512

12,800

32

16

16

256

Datarate (Gh/s)

Coherence

full

full

Full

asymm

Power9

Dead

Intel

Huh?

Max

Link Rate (Gh/s)

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late
PCle 5.0	PCle 5	32	16	512	none	Early

800

512

512

12,800

32

16

16

256

sloooowwww

Power9

Dead

Intel

full

full

Full

asymm

OCAPI

PCle 5

PCle 5

PCle 5.0

802.3

25

32

32

56

OpenCAPI

CCIX

CXL

GenZ

PCle 5

OCAPI

PCle 5

PCle 5

PCle 5.0

OpenCAPI

CCIX

CXL

GenZ

32

25

32

32

56

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

12,800

16

32

16

16

256

Early

Power9

Dead

Intel

Kitchen Sink

none

full

full

Full

asymm

802.3

PCle 5.0

PCle 5

OCAPI

PCle 5

PCle 5

PCle 5.0

32

25

32

32

56

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

12,800

16

16

256

Early

Dead

Intel

Kitchen Sink

Power9

none

full

full

Full

Never going to happen

asymm

GenZ 802.3

PCle 5.0

OpenCAPI

CCIX

CXL

Standard	PHY	Link Rate (Gb/s)	Max Links	Datarate (Gb/s)	Coherence	IOW
Ethernet	802.3	100	8	800	none	Ubiquitous
PCle 4.0	PCle 4	16	16	256	none	Late

512

800

512

512

12,800

16

32

16

16

256

none

full

full

Full

asymm

Early

Dead

Intel

Kitchen Sink

Power9

PCle 4.0 PCle 4 16 PCle 5.0 PCle 5 32

OCAPI

PCle 5

PCle 5

PCle 5.0

802.3

25

32

32

56

OpenCAPI

CCIX

CXL

GenZ



Questions?



Questions?

m0110@cisco.com