

A BETTER WAY TO ANALYZE LATENCY OUTLIERS IN SOFTWARE

Authors: Stanislav Bratanov, Artyom Shatalin, Vasily Starikov, Ilia Kurakin, Sergey Vinogradov

AGENDA

- Background on latency outliers and other performance anomalies
- Point of view: The best approach to anomaly explanation (hardware and software requirements)
- Illustrate the approach through a case study using Intel[®] Processor Trace (PT) and Intel[®] VTune[™] Profiler
 - Using ITT API for marking performance-critical code region
 - Analyzing Latency histogram
 - Analyzing context switch induced anomalies
 - Analyzing kernel induced anomalies
 - Analyzing control flow deviations
 - Analyzing CPU frequency



THE BIG CONCERN IN TRADING: LATENCY OUTLIERS





LATENCY OUTLIERS \in PERFORMANCE ANOMALIES:

Any short-lived sporadic issue that causes unrecoverable consequences

- UX glitch slow/skipped video frames, failed image tracking
- Unexpectedly long financial transaction
- Long network packet processing/lost packets

Those issues are not visible to traditional sampling-based methods, but

Cost money and reputation

TYPICAL CAUSES OF PERFORMANCE ANOMALIES

- Control flow change
 - Different amount of work done by different instances of the same task
 - Expensive handling of errors or other rare-happening situations, like memory/storage reallocation
- Context switches synchronization or preemption
- Unexpected kernel activity interrupts, page faults, etc.
- Micro-architectural issues cache misses, branch misprediction, etc.
- Frequency drops- low CPU utilization, cooling issues, AVX instructions, etc.



WHAT'S REQUIRED TO ANALYZE ANOMALIES?

- Extremely granular information from the processor
 - Branching, timing, and frequency info logged at nanosecond level
 - Make sure your CPU supports this!
- A way to analyze the resulting information
 - Locate and explain performance deviations in critical code regions



INTEL CPUS NOW PROVIDE THE DATA

Intel[®] Processor Trace, production quality since Skylake

- HW means to trace branching, transaction, and timing info in a highly-compressed, low-overhead manner
 - To be extended in the future with more info to enrich the picture of SW behavior

PT saves information on conditional and indirect branches only. The rest to be found by static analysis of disassembly to decode PT data stream correctly

Assembly PT Log TIP: BasicBlock eax, offset BasicBlock mov call eax CYC: 8 cycles . . . TNT: 111110 CYC: 18 cycles BasicBlock: Loop1: TNT: 110 .. do stuff .. CYC: 16 cycles inz Loop1 TIP: CALL NLIP Loop2: CYC: 2 cycles ..more stuff.. jΖ Loop2 ret. Ack: Beeman Strong



PT differentiates between processes, but not SW threads. SW tools need to take care of that

WHAT ABOUT ANALYZING THE DATA?

- Intel PT provides an overwhelming amount of data
- Tools like Linux perf collect control flow and timing for a given time interval, but...
 - Users must dig through GBs of data to figure out what may be going wrong



A BETTER WAY WOULD BE (1/2):

- Collect PT data only for a specified process or set of processes
 - To minimize amount of data traced and data loss
- Analyze (or even collect) data at a thread level
 - Intel PT only differentiates by process, we need OS scheduling info
- Incorporate performance monitoring data
 - To get clues as to what's happening at the microarchitecture level



A BETTER WAY WOULD BE (2/2):

- Mark off code regions of interest via a lightweight instrumentation API
 - Ideally, have HW instrumentation support, not to trace outside of regions
- Analyze control flow and timings only for the marked off code regions
 - To minimize data post-processing times and guide users to issue areas
- Categorize types of issues users may encounter and provide further guidance
 - Ideally, automate comparison between known 'good' and 'bad' code instances



VTUNE[™] STRIVES TO FOLLOW THAT APPROACH:

Requirement	VTUNE	Comment
Collect PT only for specified processes	\checkmark	
Analyze data at the thread level	\checkmark	Turns collection on/off when a thread is scheduled on/off CPU
Mark off code regions of interest	Via SW API, up to 128 regions	~10 cycles per API call
Incorporate perfmon data	1 perfmon event per region	~300 cycles per region, need HW support to do better
Analyze data only for the marked off regions	\checkmark	
Categorize issues and automate comparison	Side-by-side comparison	Working on enriched timeline, and disassembly



ANOMALY DETECTION METHODOLOGY IN VTUNE^{*}

Find and **mark off a critical region** of code (and optionally select 1 HW event to monitor)

Collect PT in a circular buffer mode Stop collection when things go wrong

Collect full PT trace if your workload/storage capacity permits

Select outliers from performance histogram

Compare 'good' and 'bad' instances of your code region:





CASE STUDY - ANALYZING PERFORMANCE ANOMALIES

- We are going to analyze performance anomalies on Pelikan unified cache backend by Twitter <u>https://github.com/twitter/pelikan</u>
- We run a client-server benchmark, which sends put/get requests over network, and analyze full request handling flow on the server side
 - Receiving/decoding a request
 - Processing a request
 - Sending a response
- We'll find outliers among ~600 000 requests and investigate the reasons of performance anomalies using Anomaly Detection methodology in VTune[™]



ITT API TO MARK OFF PERFORMANCE-CRITICAL TASK

Using ITT PTMARK API:

for(...;...;...)

ł

}

__itt_pt_region region = __itt_pt_region_create("name");

__itt_mark_pt_region_begin(region

... code, processing your task ...

_itt_mark_pt_region_end(region);

Begin/end API is directly registered by Intel PT HW, w/o intermediate trace files, time-based correlation hassle, etc.

	Grouping: Code Region C	of Interest / Co	de Region O	f Interest (Ins	stance) / Function / Call	Stack					
	Code Region Of Interest /	Instructions	Total Iteration	Clockticks v	Hardware Event Count by	Hardware					
	(Instance) / Function / Call	Retired	Count		CYCLE_ACTIVITY.STALL	S_L3_MISS					
	▼ leaf_node_insert1	2,207,628	154,884	2,633,041		781,624					
n	▶ 1715	1,547	87	19,247		1,318					
· ·/,	▶ 1356	26	87	18,935		384					
	▶ 176		78	18,788		269					
	▶ 1218					505					
	▶ 984 R	egion exe	ecution v	vill be gr	ouped under	54					
_	▶ 733		DK addro	occ or "n	ama" nodo	86					
,	▶ 1076				line noue,						
	▶ 1386	that car	n be expa	anded int	o multiple	365					
		invoo	cations/it	terations	(if any)						
J	itt_detach(); Call detach API to stop collection and get a snapshot of PT data										

ITT API TO MARK OFF PERFORMANCE-CRITICAL TASK

```
core worker evloop(void *arg)
   processor = arg;
ifdef MARK MAIN EV LOOP
   if (core worker evloop region == ( itt pt region)-1)
       core worker evloop region = itt pt region create("core worker evloop").
     itt mark pt region begin(core worker evloop region);
endif
   while ( atomic load n(&processor->running, ATOMIC ACQUIRE))
 fdef MARK MAIN EV LOOP
        itt mark pt region begin(core worker evloop region);
endif
       if ( worker evwait() != CC OK) {
           log crit("worker core event loop exited due to failure");
ifdef MARK MAIN EV LOOP
            itt mark pt region end(core worker evloop region);
lendif
           exit(1);
```

```
#ifdef MARK MAIN EV LOOP
```

itt mark pt region end(core worker evloop region);

In our example, a **single iteration** of the request processing loop **is a performance critical task**.

Let's mark it off and **see what is happening inside individual iterations** which run longer than expected.

return NULL;

endif



ANALYZING LATENCY HISTOGRAM





ANALYZING LATENCY HISTOGRAM

🕗 Code Region Of Interest Duration Histogram 🗠

This histogram shows the total number of code regions of interest (marked for anomaly detection) executed with a specific duration. Slow instances may signal a performance anomaly.

Code Region Of Interest: core worker evloop • 500,000 · 400,000 300,000 200,000 100,000 1.5e-3 2e-3 5e-4 1e-3 Threshold change may take time. Result will be Boundary adjustments We Set slow boundary to need to be applied ~1000 µs

Most of the requests take less than 100 µs to process, but there are outliers up to 2400 µs

Let's see what's happening inside outliers with >1000 µs latency

Analysis Configuration	Collection Log	Summary	Bottom-	up Intel Pr	
Grouping: Code Region Of	' Interest / Durati	on Type			
Code Region	Of Interest / Duratio	on Type		Count 🔻	
<pre>vore_worker_evloop</pre>				656,579	
▶ Fast				655,958	
▶ Good				545	
▶ Slow				76	
View Source What's This Column? Hide Column Show All Columns Select All Collapse All Expand Selected Rows		Go to select right	o "Bott appro:-click,	com-up" opriate b and load	ta in d F
Copy Rows to Clipboard		detai	ls. The	n procee	



PROCESSOR TRACE DETAILS - MAIN VIEW

Allows **side-by-side comparison of individual instances** of marked code regions annotated with metrics, which helps to detect different types of anomalies

∋rouping: Cod	Control flow mer	trics	W CO erest (Instan	/all-cloc de regi that i: ce)/Functi	ck time of the on execution s, Latency on/Call Sta	e Act	tive time on the formed time of the formed of the forme	on CPU sp and Use	olit r Grouping: Code Region Of	hread was f synchroni reemption Interest / Coo	idle ization gion Of Inter	Average the coc exe rest (Instance)	CPU frequency le region was ecuted at Function / Stack
Code Region C (Instan	f Interest / Code Region Of Interest 🔺	Instruct	tions Retired	Call Count	Total Iteration Count	Lapsed Time	CPU Ti Kernel	me « User	Code Region Of Interest / Code Region Of Interest (Instance) / Function / Call	Wait Time	Inactive Time	Clockticks	Average CPU Frequency
core_worker	_evloop		3,026,505	51,018	75,485	29.260ms	23.695ms	3.900ms	▼ core_worker_evloop	1.670ms	Oms	32,021,866	2.1 GHz
▶ 159347			3,062	62	73	1.680ms	0.014ms	0.002ms	▶ 159347	1.663ms	Oms	37,278	3.4 GHz
▶ 280670			68,451	987	1,408	3.315ms	3.137ms	0.179ms	▶ 280670	Oms	Oms	3,862,868	3.7 GHz
▶ 536259			72,403	1,073	1,431	3.343ms	3.147ms	0.191ms	▶ 536259	0.003ms	Oms	3,717,296	3.7 GHz
▶ 676275	Shows all the		276,629	4,710	7,009	2.195ms	1.819ms	0.377ms	▶ 676275	Oms	Oms	2,075,345	1.0 GHz
▶ 676276	individual instances	of	288,451	4,893	7,297	2.217ms	1.827ms	0.390ms	▶ 676276	Oms Oms	Oms	2,102,564	1.0 GHz
▶ 676277	a marked code regio	n n	285,434	4,854	7,227	2.204ms	1.806ms	0.398ms	▶ 676277	Oms	Oms	2,089,782	1.0 GHz
▶ 676278		// I.	285,063	4,849	7,229	2.131ms	1.754ms	0.378ms	▶ 676278	Oms	Oms	2,128,218	1.1 GHz
▶ 676279	Can be expanded to	0	278,551	4,756	7,055	1.469ms	1.173ms	0.298ms	▶ 676279	Oms	Oms	2,060,772	1.5 GHz
▶ 676280	functions and call		278,420	4,726	7,042	1.450ms	1.157ms	0.295ms	▶ 676280	Oms	Oms	2,031,259	1.5 GHz
▶ 676281	stacks		275,508	4,696	6,977	1.504ms	1.203ms	0.302ms	▶ 676281	Oms	Oms	2,103,738	1.5 GHz
▶ 676282			280,761	4,776	7,111	1.437ms	1.132ms	0.306ms	▶ 676282	Oms	Oms	2,024,955	1.5 GHz
▶ 676283			268,364	4,568	6,820	1.441ms	1.169ms	0.272ms	▶ 676283	Oms	Oms	2,015,562	1.5 GHz
▶ 676284			285,962	4,859	7,234	1.508ms	1.203ms	0.306ms	▶ 676284	Oms	Oms	2,116,044	1.5 GHz
▶ 840014			79,446	1,209	1,572	3.366ms	3.156ms	0.205ms	▶ 840014	0.003ms	Oms	3,656,185	3.6 GHz
		11								11			

18

ANALYZING CONTEXT SWITCH INDUCED ANOMALIES

Sort by **Wait Time** metric which is thread idle time due to synchronization

								_
Code Region Of Interact / Code Region Of Interact (Instance) / Eurotion / Call Stack	Instructions	Call Count	Total Iteration	Elapsed	CPU Ti	me 💌	Wait 🖕	Inactiv
Code Region of Interest / Code Region of Interest (Instance) / Function / Call Stack	Retired	Call Count	Count	Time	Kernel	User	Time *	Time
<pre>core_worker_evloop</pre>	20,268,375	329,210	489,045	98.659ms	42.631ms	16.882ms	4.724ms	Oms
▶ 25883	3,082	54	64	1.318ms	0.029ms	0.002ms	1.269ms	0ms
▶ 60215	3,110	55	65	1.240ms	0.030ms	0.004ms	1.209ms	Oms
▶ 276245	3,082	54	64	1.175ms	0.014ms	0.002ms	1.143ms	0ms
▶ 498819	3,082	54	64	1.005ms	0.016ms	0.003ms	0.988ms	Oms
▶ 558496	448,129	10,543	16,527	1.009ms	0.024ms	1.328ms	0.080ms	Oms
▶ 26851	447,762	10,530	16,480	1.057ms	0.014ms	0.769ms	0.035ms	Oms
▶ 484307	252,503	3,872	5,682	1.088ms	0.619ms	0.181ms	Oms	0ms
▶ 484306	452,450	10,641	16,607	1.049ms	0.020ms	0.750ms	Oms	Oms

Code Region Of Interact (Code Region Of Interact (Instance) (Function (Coll Stack	Instructions	Call Count	Total Iteration	Elapsed Time	CPU Tii		Inactive	
Code Region Of Interest / Code Region Of Interest (Instance) / Punction / Call Stack	Retired	Call Court	Count		Kernel	User	Time *	Time
▼ core_worker_evloop	20,268,375	329,210	489,045	98.659ms	42.631ms	16.882ms	4.724ms	0ms
▼ 25883	3,082	54	64	1.318ms	0.029ms	0.002ms	1.269ms	0ms
▼ epoll_pwait	59	0	0		Oms	0.000ms	1.269ms	0ms
▶ [Loop at line 218 in event_wait] ← event_wait ← _worker_evwait ← [Loo	p at line 324 in	core_worker	$evloop] \leftarrow con$	e_worker_e	vloop Oms	0.000ms	1.269ms	0ms
▶ [kernel activity]	4	0	0		0.029ms	Oms	Oms	Oms
▶read	50	0	0		Oms	0.000ms	Oms	0ms
▶ write	50	0	0		Oms	0.000ms	Oms	0ms
▶ epoll_wait	2	0	0		Oms	0.000ms	Oms	0ms

Significant time (1.269 out of 1.318 ms) spent in idle because of synchronization context switches

Thread moved to Idle from a polling loop waiting for requests

There are not enough requests in the queue!

Expand instance with significant Wait Time metric to functions and stacks and see which stack(s) brought the thread to Idle



ANALYZING KERNEL INDUCED ANOMALIES

Sort by Kernel Time metric

Code Degion Of Interact (Code Degion Of Interact (Instance) (Function (Coll Stock	Instructions	Coll Count	Total Iteration	Elapsed		me	Mait Time	Inactive
Code Region of Interest / Code Region of Interest (Instance) / Punction / Call Stack	Retired	Call Count	Count	Time	Kernel 🔻	User	vvait mne	Time
<pre>v core_worker_evloop</pre>	19,724,614	320,878	476,973	93.977ms	37.874ms	16.347ms	4.724ms	0ms
▶ 436053	242,474	3,706	5,450	0.997ms	0.566ms	0.176ms	Oms	Oms
▶ 412197	242,907	3,702	5,455	1.244ms	0.519ms	0.134ms	Oms	Oms
▶ 551160	227,194	3,549	5,224	1.088ms	0.519ms	0.144ms	Oms	Oms
▶ 471743	227,295	3,538	5,218	1.077ms	0.519ms	0.138ms	Oms	Oms
▶ 527220	231,793	3,535	5,191	1.145ms	0.516ms	0.132ms	Oms	Oms

Code Region Of Interest / Code Region Of Interest (Instance) / Function / Call	Instructions		Total Iteration	Elapsed	CPU Time 🔍		- Wait Time	Inactive
Stack	Retired	Call Court	Count	Time	Kernel 🔻	User	vvait rime	Time
▼ 436053	242,474	3,706	5,450	0.997ms	0.566ms	0.176ms	Oms	Oms
[kernel activity]	173	0	0		0.566ms	Oms	Oms	0ms
$>$ \sec write \leftarrow tcp_send \leftarrow buf_tcp_write \leftarrow _worker_event_w	84	0	0		0.399ms	Oms	Oms	0ms
Note: Section 2.1 Section	85	0	0		0.137ms	Oms	Oms	0ms
▶ \land epoll_pwait \leftarrow [Loop at line 218 in event_wait] \leftarrow event_	1	0	0		0.024ms	Oms	0ms	Oms
▶ [Loop at line 128 in hashtable_get] ← hashtable_get ← i	1	0	0		0.005ms	Oms	0ms	Oms
▶ \land _tz_convert \leftarrow _klog_write \leftarrow [Loop at line 786 in twem		0	0		0.002ms	Oms	0ms	Oms
▶ \land clock_gettime \leftarrow _gettime \leftarrow duration_snapshot \leftarrow time	1		0		0.000ms	Oms	0ms	Oms

We don't show what is happening inside the kernel. We aggregate kernel time into an artificial [kernel activity] node But in many cases stacks which led to the kernel give a clue Significant time (566 out of 997 ms) spent in the OS kernel

The control went to kernel while *receiving a request and sending a response* over the network

> A likely cause of the slowdown is the network speed!

> > (intel)

20

ANALYZING CONTROL FLOW DEVIATIONS (1/3)

Larger values of "Instructions Retired" often indicate Control Flow-related Anomalies. Instead of expanding a specific instance, let's use another representation, which often works better for visualizing complex control flows - Caller/Callee view

Summary	Bottom-up	Intel Processor	Trace Details	Caller/Callee
---------	-----------	-----------------	---------------	---------------

Code Region Of Interest / Code Region Of Interest (Instance) / Fb. Call	Instructions 🖕	Call Count	Total Iteration	Elapsed Time	CPU Time		Wait Time	Inactive
Stack	Retired *		Count		Kernel	User	vuit mine	Time
▼ core_worker_evloop	18 142 047	285,483	421,973	92.195ms	40.361ms	12.354ms	4.690ms	Oms
▶ 484306	452,450	10,641	16,607	1.049ms	0.020ms	0.750ms	Oms	Oms
▶ 558496	448,129	10,543	16,527	1.009ms	0.024ms	1.328ms	0.080ms	0ms
▶ 484307	252,503	3,872	5,682	1.088ms	0.619ms	0.181ms	Oms	0ms
▶ 348416	238,411	3,645	5,363	1.140ms	0.503ms	0.143ms	Oms	0ms
▶ 551698	238,040	3,626	5,349	1.068ms	0.508ms	0.144ms	Oms	0ms
▶ 436050	237,851	3,640	5,344	1.150ms	0.508ms	0.144ms	Oms	0ms
▶ 524813	236,950	3,620	5,320	1.149ms	0.508ms	0.143ms	Oms	0ms

View Source
What's This Column?
Hide Column
Show All Columns
Select All
Collapse All
Expand Selected Rows
Copy Rows to Clipboard
Copy Cell to Clipboard
Export to CSV
Filter In by Selection
Filter Out by Selection

Select a specific instance and choose "Filter In" from context menu. Then switch to Caller/Callee tab



ANALYZING CONTROL FLOW DEVIATIONS (2/3)

Flat profile view shows a function list annotated with self/total metrics

Analysis Configuration Collection Log Summary	Bottom-up	Intel Processor T	race Details	Caller/Callee						
	Instructions		CPU Time	Total V	CPU Time: »	Total Iteration	Callers	CPU Time: Total 🔻 »	CPU Time: Self »	
Function	Retired: Total	Retired: Self	Kernel	User	Self	Count: Total	▼_slab_evict_rand	715.828usec	0.087usec	Caller view
[Leop at line 796 in two massing_process_read]	450.972	100	2 4944000	749.0910000	0.026	16 603	▼ slab get	715.828usec	0.087usec	Caller viev
[Loop at line 786 in twemcache_process_read]	450,873	120	3.484usec	748.981usec	0.0360sec	16,603	▼ slab get item	715.828usec	0.087usec	collors
process_request	447,620	54	3.484usec	747.483usec	0.046usec	16,508	▼ slab. get_item	715.828usec	0.087usec	Callers
_process_set	447,242	38	3.484usec	746.885usec	0.308usec	16,499	item alloc	715.828usec	0.087usec	
_put	445,760	37	3.484usec	744.458usec	0.009usec	16,457	tem_moc	715.02003ec	0.007usec	selected t
item_reserve	445,707	41	3.484usec	744.447usec	0.005usec	16,457	<pre>vitem_reserve</pre>	715.020usec	0.007usec	
_item_alloc	445,488	72	3.484usec	744.312usec	0.027usec	16,451	•_pui	715.828usec	0.08705ec	in a bott
slab_get_item	445,287	22	3.484usec	744.265usec	0.045usec	16,445	_process_set	715.828usec	0.087usec	
_slab_get_item	445,265	24	3.484usec	744.220usec	0.119usec	16,445	▶ process_reques	715.828usec	0.087usec	represer
_slab_get	445,231	12	3.484usec	744.047usec	0.054usec	16,445				
_slab_evict_rand	404,383	8	3.484usec	712.344usec	0.087usec	15,725				
_slab_evict_one	404,305	28	3.484usec	711.771usec	0.221usec	15,724	Callees	CPU Time: Total	🔊 CPU Time: Self 🔊	
[Loop at line 747 in _slab_evict_one]	404,258	17,360	3.484usec	711.469usec	62.857usec	15,724	▼_slab_evict_rand	715.828us	ec 0.087usec	
hashtable_delete	374,334	34,760	3.484usec	566.110usec	93.056usec	14,904	▼ slab evict one	715.255us	ec 0.221usec	
hashtable_get	180,312	23,544	3.484usec	445.278usec	33.268usec	7,480	▼ [Loop at line 747 in slab evic	tor 714.953us	ec 62.857usec	
_get_bucket	228,202	27,872	Ousec	261.475usec	64.148usec	12,188	▼ hashtable_delete	- 569.509us	ec 93.044usec /	cunce vie
hash_murmur3_32	200,330	74,906	Ousec	197.326usec	132.199u	12,188	 ▼ hashtable_get	446.949us	ec 33.005usec	a call tre
[Loop at line 128 in hashtable_get]	31,760	8,364	3.484usec	122.291usec	54.031usec	1,376	► _get_bucket	241.856us	ec 61.414usec	
_slab_to_item	26,040	26,040	Ousec	93.422usec	93.422usec	0	▶ [Loop at line 128 in has	ntab 125.122us	ec 53.806usec	selected f
memcmp_avx2_movbe	44,008	44,008	Ousec	68.239usec	68.239usec	0	▶ item key	46.966us	ec Ousec	Jereeteu
[Loop at line 102 in hash_murmur3_32]	125,424	125,424	Ousec	65.127usec	65.127usec	12,188	▶ _get_bucket	18.904us	ec 2.502usec	in a ton
item_key	10,776	8,160	Ousec	47.194usec	29.924usec	0	► Loop at line 99 in hashtab	le 7.589us	ec 2.345usec	in a cop
_slab_init	40,833	12	Ousec	31.633usec	0.048usec	720	▶ item key		ec Ousec	renreser
[Loop at line 845 in _slab_init]	40,796	11,284	Ousec	31.548usec	8.754usec	720	▶ slab to item	82.587us	ec 82.587usec	represer
[kernel activity]	7	7	19.731usec	Ousec	19.731usec	0	slab lrug remove	0.081us	ec 0.081usec	
item_cas_size	2,616	2,616	Ousec	17.270usec	17.270usec	0	▶ [Loop at line 784 in slab evict i	and 0.486us	ec 0.099usec	
item_hdr_init	16,492	16,492	Ousec	11.960usec	11.960usec	0				

w shows of the unction om-up ntation

w shows e from function -down ntation

ANALYZING CONTROL FLOW DEVIATIONS (3/3)

Call to _slab_evict_one causes slowdown, as that function and its callees take up most time

Analysis Configuration Collection Log Summary	Bottom-up	Intel Processor Trac	e Details	Caller/Callee						6
Function	Instructions	Instructions	CPU Time:	Total 🔻 📧	CPU Time: 🚿	Total Iteration	Callers	CPU Time: Total 🔻 测	CPU Time: Self 🖹	
[=======_i=============================	Retired: lotal	Retired: Seir	Kernel	User	Seir	Count: Iotal	▼_slab_evict_rand	715.828usec	0.087usec	Here we have cache
[Loop at line 786 in twemcache_process_read]	450,873	120	3.484usec	748.981usec	0.036usec	16,603	▼_slab_get	715.828usec	0.087usec	oviction A rare operation
process_request	447,620	54 3	3.484usec	747.483usec	0.046usec	16,508	▼_slab_get_item	715.828usec	0.087usec	eviction. A fale operation
_process_set	447,242	38 3	3.484usec	746.885usec	0.308usec	16,499	▼ slab_get_item	715.828usec	0.087usec	in a normal flow rather
_put	445,760	37 3	3.484usec	744.458usec	0.009usec	16,457	▼_item_alloc	715.828usec	0.087usec	
item_reserve	445,707	41 3	3.484usec	744.447usec	0.005usec	16,457	▼ item_reserve	715.828usec	0.087usec	than an anomaly
_item_alloc	445,488	72	3.484usec	744.312usec	0.027usec	16,451	v_put	/15.828usec	0.087usec	· · · · · · · · · · · · · · · · · · ·
slab_get_item	445,287	22	3.484usec	744.265usec	0.045usec	16,445	▼_process_set	715.828usec	0.087usec	
_slab_get_item	445,265	24	3.484usec	744.220usec	0.119usec	16,445	▶ process_reques	/15.828usec	0.08/usec	
_slab_get	445,231	12	3.484usec	744.047usec	0.054usec	16,445				We cannot eliminate
_slab_evict_rand	404,383	8 3	3.484usec	712.344usec	0.087usec	15,725				we cannot cannute
_slab_evict_one	404,305	28 3	3.484usec	711.771usec	0.221usec	15,724	Callees	CPU Time: Total 🖲	💌 CPU Time: Self 🗵	evictions. but we can:
[Loop at line 747 in _slab_evict_one]	404,258	17,360	3.484usec	711.469usec	62.857usec	15,724	▼ _slab_evict_rand	715.828us	ec 0.087used	
hashtable_delete	374,334	34,760	3.484usec	566.110usec	93.056usec	14,904	_slab_evict_one	715.255us	ec 0.221used	• Make them less
hashtable_get	180,312	23,544	3.484usec	445.278usec	33.268usec	7,480	▼ [Loop at line 747 in _slab_evic	t_or 714.953us	ec 62.857used	froquent by increasin
_get_bucket	228,202	27,872	Ousec	261.475usec	64.148usec	12,188	▼ hashtable_delete	569.509us	ec 93.044used	inequent by increasin
hash_murmur3_32	200,330	74,906	Ousec	197.326usec	132.199u	12,188	hashtable_get	446.949us	ec 33.005used	the cache size
[Loop at line 128 in hashtable_get]	31,760	8,364	3.484usec	122.291usec	54.031usec	1,376	► _get_bucket	241.856us	ec 61.414used	
_slab_to_item	26,040	26,040	Ousec	93.422usec	93.422usec	0	▶ [Loop at line 128 in hash	ntab 125.122us	ec 53.806used	 Try to optimize
memcmp_avx2_movbe	44,008	44,008	Ousec	68.239usec	68.239usec	0	▶ item_key	46.966us	ec Oused	
[Loop at line 102 in hash_murmur3_32]	125,424	125,424	Ousec	65.127usec	65.127usec	12,188	▶ _get_bucket	18.904us	ec 2.502used	eviction processing
item_key	10,776	8,160	Ousec	47.194usec	29.924usec	0	▶ [Loop at line 99 in hashtab	le_ 7.589us	ec 2.345used	with the help of
_slab_init	40,833	12	Ousec	31.633usec	0.048usec	720	▶ item_key	3.024us	ec Oused	with the help of
[Loop at line 845 in _slab_init]	40,796	11,284	Ousec	31.548usec	8.754usec	720	▶ _slab_to_item	82.587us	ec 82.587used	Caller/Callee view
	1	/ 1	9.731USEC	Uusec	19./31USEC	0	▶ _slab_lruq_remove	0.081us	ec 0.081used	
item_cas_size	2,616	2,616	Uusec	17.270usec	17.270usec	0	[Loop at line 784 in _slab_evict_r	and 0.486us	ec 0.099used	•
item_nar_init	16,492	16,492	Ousec	11.960usec	11.960usec	0				



ANALYZING CPU FREQUENCY EFFICIENCY

CPU frequency drop/boost can affect total latency up to several times

Code Region Of	Elancod Timo	CPU Time		Wait Timo	Inactivo Timo	Clockticks	Avorado CDI LEroquonov
Region Of Interest		Kernel	User	wait nine		CIUCKLICKS	Average CFO Frequency
core_worker_evloa	29.260ms	23.695ms	3.900ms	1.670ms	Oms	32,021,863	2.1 GHz
▶ 159347	1.680ms	0.014ms	0.002ms	1.663ms	Oms	37,278	3.4 GHz
▶ 280670	3.315ms	3.137ms	0.179ms	Oms	Oms	3,862,868	3.7 GHz
▶ 536259	3.343ms	3.147ms	0.191ms	0.003ms	Oms	3,717,296	3.7 GHz
▶ 676275	2.195ms	1.819ms	0.377ms	Oms	Oms	2,075,345	1.0 GHz
▶ 676276	2.217ms	1.827ms	0.390ms	Oms	Oms	2,102,564	1.0 GHz
▶ 676277	2.204ms	1.806ms	0.398ms	Oms	Oms	2,089,782	1.0 GHz
▶ 676278	2.131ms	1.754ms	0.378ms	Oms	Oms	2,128,218	1.1 GHz
▶ 676279	1.469ms	1.173ms	0.298ms	Oms	Oms	2,060,772	1.5 GHz
▶ 676280	1.450ms	1.157ms	0.295ms	Oms	Oms	2,031,259	1.5 GHz
▶ 676281	1.504ms	1.203ms	0.302ms	Oms	Oms	2,103,738	1.5 GHz
▶ 676282	1.437ms	1.132ms	0.306ms	Oms	Oms	2,024,955	1.5 GHz
▶ 676283	1.441ms	1.169ms	0.272ms	Oms	Oms	2,015,562	1.5 GHz
▶ 676284	1.508ms	1.203ms	0.306ms	Oms	Oms	2,116,044	1.5 GHz
▶ 840014	3.366ms	3.156ms	0.205ms	0.003ms	Oms	3,656,182	3.6 GHz
8900ms	8920ms	8940)ms	8960ms	898	Oms 9	000ms 9020m

Looking at timeline, request handling activity is done in sparse bursts, there's not enough overall CPU utilization, so OS lowers frequency and then tries to catch up

Try increasing the number of requests or disable frequency changes

Frequency graph for a burst of marked code regions



CASE STUDY SUMMARY

The real-life example above demonstrated many of the typical reasons for performance anomalies, and using VTune[™] Anomaly Detection methodology we were able to give the following recommendations:

Type of performance anomaly	Reason	Recommendations		
Context switches	Request handler goes to idle while waiting for a request - not enough requests in a queue	Clients should give enough work for the server		
Kernel activity	Receiving a request/sending a response over network takes up a significant part of the request handling process	Check network conditions, a faster link between client and server might be required		
		Adjust the cache size to avoid frequent evictions		
Control flow	Request processing takes significantly longer if cache eviction is required	Try to <u>optimize eviction handling</u> using the data provided by VTune. Caller/Callee view gives enough information to <u>analyze hot paths in</u> <u>eviction handling</u>		
CPU frequency	Low CPU utilization may cause frequency drop	If CPU utilization varies with the number of requests, disable frequency changes in the system to minimize performance deviations		
Microarchitectural issues	Other problems outweighed microarchitectural issues in this example	Refer to backup slides for an example of microarchitectural anomalies		

25

NEXT STEPS

- Give Intel[®] VTune[™] Profiler a try and apply our anomaly detection methodology to your work:
 - <u>https://software.intel.com/content/www/us/en/develop/tools/vtune-profiler.html</u>
 - See backup slides for setting up data collection
- Please get back to us with any feedback questions/suggestions/complaints
 - It will help us streamline the analysis and prioritize future work on SW and HW features!



CONCLUSION

- Nanosecond-level processor tracing (PT) in CPUs is the best way to spot latency anomalies
- Effectively utilizing PT requires lightweight instrumentation and threadspecific data collection and analysis
- Intel PT + VTune + ITT API provide for fine-grain time and event measurements
 - Granularity of **microseconds** and **nanoseconds**
 - Indispensable for detecting sporadic latency *anomalies* that are *hard to find* with traditional tools







BACKUP SLIDES

INSTRUMENTING CODE WITH ITT API

- Include header file from VTune:
 - #include "ittnotify.h"
- Instrument your code:
 - __itt_pt_region region = __itt_pt_region_create(<region name>);
 - •••
 - __itt_mark_pt_region_begin(region);
 - <code region of interest here>
 - __itt_mark_pt_region_end(region);
- Link with ITT API library:
 - CC ... -L\$VTUNE_PROFILER_2020_DIR/lib64 -littnotify -I\$VTUNE_PROFILER_2020_DIR/include



CONFIGURE COLLECTION: RING BUFFER



Enabled by AMPLXE_EXPERIMENTAL=full-intel-pt

31

CONFIGURE COLLECTION: PT CONFIG + COMMAND LINE

Processor Trace Hotspots

Identify time-consuming code in your application. This analysis type uses Intel Processor Trace technology for fine-grain profiling of code with small CPU time.

INTEL VTUNE AMPLIFIER 201

Profile kernel

Analyze duration types and load full trace per selection

Max number of code regions for detailed analysis

10

10

HOW

Max duration (in ms) of code regions for detailed analysis

Enable kernel profiling and specify code region parameters: <u>how many</u> regions to load details for and what's the maximum <u>expected duration</u> of a code region – regions outside the specified limits will be discarded

Copy Command Line to Clipboard

Command line:

C:\AltRoot\Devtools\Intel\598304\Amplifier_2019_win\bin64\amplxe-cl -collect processor-trace -knob load-top-ipt-regions=true -data-limit=500 -ring-buffer=0.5 app-working-dir C:\AltRoot\Projects\vtsspp\samples\pagefault --C:\AltRoot\Projects\vtsspp\samples\pagefault\pagefault.exe

Get command line for your configuration if needed



CONFIGURE COLLECTION: HW EVENTS

Processor Trace Hotspots ···

Collect event for code regions of interest.

Max number of code regions for detailed analysis

1000

HOW

Max duration (in milliseconds) of code region for detailed analysis

100

Estimate call counts

- Estimate trip counts
- Profile with Full Intel Processor Trace
- Use Intel Processor Trace to analyze transactional regions
- Enable Intel Processor Trace Cycle Accurate Mode
- Profile kernel

Choose <u>one</u> event to profile, in addition to CPU_CLK_UNHALTED.THREAD Clone Processor Trace Hotspots

Enable HW event collection

Configure number of code regions and their expected durations

Make sure Cycle-Accurate Mode is on

Enable kernel tracing to profile interrupts, exceptions and other OS activities

▼	Event Name	Sampl	Description	^
~	CPU_CLK_UNHALTED.THREAD	2000003	Core cycles whe	
~	IDQ.MS_UOPS	2000003	Uops delivered t	
	ARITH.DIVIDER_ACTIVE	2000003	Cycles when divi	
	BACLEARS.ANY	100003	Counts the total \ldots	
	BR_INST_RETIRED.ALL_BRAN	400009	All (macro) bran	

33

ANALYZING MICROARCHITECTURE-RELATED ANOMALIES

Code instances with *different Clockticks*/CPU Time, but the *same or close number of retired instructions*, plus no significant Idle time or kernel activity, often indicate **microarchitecture-related anomalies**

Code Region Of Interest / Code Region Of Interest (Instance) / Function /	Clockticks V	Instructions Retired
IPT_MARK_40102e	94.379	56.034
▶ 10	9,181	4,306
▶ 4	8,915	4,306
▶ 8	8,774	4,306
▶ 7	8,611	4,306
▶ 2	8,594	4,312
▶ 3	8,248	4,306
▶ 9	8,177	4,306
▶ 13	4,969	3,235
▶ 14	4,522	3,235
▶ 15	4,406	3,235
▶ 5	4,033	3,235
▶ 16	4,013	3,235
▶ 6	3,981	3,235
▶ 12	3,964	3,235
▶ 11	3,963	3,235
▶ 1	28	6

34

ANALYZING MICROARCHITECTURE-RELATED ANOMALIES

Code instances with *different Clockticks*/CPU Time, but the *same or close number of retired instructions*, plus no significant Idle time or kernel activity, often indicate **microarchitecture-related anomalies**

	Code Region Of Interest / Code Region Of Interest (Instance) / Function /	Clockticks V	Instructions Retired	Hardware Event IDQ.MS UOPS	Let's collect a
	▼ IPT_MARK_40102e	94.379	56.034	32.305	perfmon event
	▶ 10	9,181	4,306	3,032	together with PT
	▶ 4	8,915	4,306	2,600	J
	▶ 8	8,774	4,306	2,68	
	▶ 7	8,611	4,306	2,601	
	▶ 2	8,594	4,312	2,448	Slower code
	▶ 3	8.248	4.306	2.426	Slower code
		8,177	4,306	1,863	Instances are
		4,969	3,235	1,829	affected by micro-
ſ	▶ 14	4,522	3,235	1,824	operations from
	▶ 1 5	4,406	3,235	1,823	Microcode
	▶ 5	4,033	3,235	1,830	Sequencer
	▶ 16	4,013	3,235	1,828	ocquenter
	▶ 6	3,981	3,235	1,824	
	▶ 1 2	3,964	3,235	1,824	
	▶ 11	3,963	3,235	1,825	
	▶ 1	28	6	48	



PROTOTYPE: TMAM METRICS PER REGION INVOCATION



