SILEXICA

FPGA Accelerators: How to beat RTL design latency with C++ in a fraction of the time

Stephane Gauthier Product Manager gauthier@silexica.com

FPGA Acceleration



High Level Synthesis (HLS)





SLX FPGA - Automated Workflow for HLS



The SLX Automated Optimization Engine



Algorithm Development Cycle



Push button results



SHA-3 Algorithm, download <u>here</u> **600X** Speed-up with SLX FPGA



Kalman Filter, download <u>here</u> **62X** Speed-up with SLX FPGA

Silexica white Papers (No STAC Benchmark) www.silexica.com



Black-Scholes & Heston, download <u>here</u> **29x** Speed-up with SLX FPGA