

## Getting the most from Haswell (4th Generation Intel<sup>®</sup> Core<sup>™</sup> microarchitecture)

Arch D. Robison Sr. Principal Engineer, Intel

## **Haswell Execution Unit Overview**



Copyright© 2013, Intel Corporation, All rights reserved. \*Other brands and names are the property of their respective owners.

## **New Instructions in Haswell**

| Group                                |  | Description  |  |
|--------------------------------------|--|--|--|
| AVX2                                 | SIMD Integer<br>Instructions<br>promoted to 256 bits | Extend vector integer instructions to 256 bit.   |  |
|                                      | Gather   | Load elements from vector of indices   |  |
|                                      | Shuffling and Data Rearrangement                     | Blend, shift, and permute instructions   |  |
| FMA                                  |  | Fused Multiply-Add   |  |
| Bit Manipulation and<br>Cryptography |  | Improve performance of bit-stream manipulation<br>and decode, large integer arithmetic, and hashes |  |
| TSX=RTM+HLE                          |  | Transactional Memory   |  |
| Others                               |  | MOVBE: Load and store big-endian data<br>INVPCID: Invalidate processor context id                  |  |



### **Leveraging Vector Instructions**







## **New Operations in Intel® AVX2**

| New Instruction   | Description   |  |  |
|---|---|--|--|
| VPERM2I128<br>VEXTRACTI128<br>VINSERTI128<br>VPMASKMOV{D,Q} | Integer versions of Intel <sup>®</sup> AVX cross lane permutes & masked load/stores |  |  |
| VPERM{Q,PD}<br>VPERM{D,PS}                                  | 256-bit "Cross-lane" Permutes   |  |  |
| VPSLLV{D,Q}<br>VPSRLV{D,Q}<br>VPSRAVD                       | Per Element Variable Vector Shifts  |  |  |
| VPBLENDD  | Element blend   |  |  |
| VPBROADCAST{B,W,D,Q}<br>VBROADCAST{SS,SD}                   | New Broadcasts<br>Include register-to-register broadcasts                           |  |  |

Intel AVX2 introduces 20+ new operations to already rich vector instruction set, plus Gather & FMA







## **High-Level Programming**



void foo( int c[], int b[], int a[], int n ) {
 c[0:n] = b[0:n] << a[0:n];
}</pre>



void foo( int c[], int b[], int a[], int n ) {
 #pragma omp simd
 for( int i=0; i<n; ++i )
 c[i] = b[i] << a[i];
}</pre>

Intel® Compiler 14.0 recommended

icc -xCORE-AVX2 -O3 -openmp





## **New Gather Instructions**

Gather = Vector load: A[B[i]]

- [Index]×Scale + Base
- 32b or 64b elements
- 32b or 64b indices

Mask: Elements to be gathered

- Complete when Mask=0
- Should be used with caution depending on
- Value of mask
- Index reuse
- Number of elements



# Fundamental building block for sparse, indirect memory accesses, easing vectorization





## **High-Level Programming**



void bar( float c[], float b[], float a[], int j[], int n ) {
 c[0:n] += a[j[0:n]]\*b[0:n];
}



void bar( float c[], float b[], float a[], int j[], int n ) {
 #pragma omp simd
 for( int i=0; i<n; ++i )
 c[i] += a[j[i]]\*b[i];
}</pre>





## **FMA: Fused Multiply-Add**

- Computes ±(a×b)±c with only one rounding
  - Increased accuracy compared to MUL & ADD
  - Latency same as for  $\mathbf{x}$  alone.
- 2xFMA units → Double peak FLOPs
  - Doubled cache bandwidth to feed FMA



All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice.



Copyright© 2013, Intel Corporation. All rights reserved. \*Other brands and names are the property of their respective owners.

## **High-Level Programming**



void bar( float c[], float b[], float a[], int j[], int n ) {
 c[0:n] += a[j[0:n]]\*b[0:n];
}

OpenMP 4.0 simd void bar( float c[], float b[], float a[], int j[], int n ) {
 #pragma omp simd
 for( int i=0; i<n; ++i )
 c[i] += a[j[i]]\*b[i];
}</pre>

# FMA useful for scalar code too.





## **SIMD (Elemental) Functions**

Annotation for creating clones suitable for vectorized call sites.

Callee











### New Bit Manipulation Instructions (BMI)

| Category          | Name   | Operation   |         |  |
|-------------------|--------|---|---------|--|
|                   | BZHI   | Zero High Bits Starting with Specified Position   |         |  |
|                   | SHLX   | New Variable Shifts   | х<<у    |  |
|                   | SHRX   | (non-destructive, have load+operation forms,  | x>>y    |  |
| Rit field         | SARX   | no implicit CL dependency, and no flags effect)   | x>>y    |  |
| manipulation      | BEXTR  | Bit Field Extract using a pair of parameters in a single register (use BZHI/SHRX combo for inputs in independent regs though) |         |  |
|                   | PDEP   | Parallel Bit Deposit (bit scatter)  |         |  |
|                   | PEXT   | Parallel Bit Extract (bit gather)   |         |  |
|                   | ANDN   | Logical And-Not   | ~x&y    |  |
| Leading and       | TZCNT  | Trailing Zero Bits Count  |         |  |
| trailing zero bit | LZCNT  | Leading Zero Bits Count   |         |  |
| counts;           | BLSR   | Reset Lowest Set Bit  | x-1 & x |  |
| Trailing set bit  | BLSMSK | Get Mask Up to Lowest Set Bit   | x-1 ^ x |  |
| manipulation      | BLSI   | Isolate Lowest Set Bit  | -x & x  |  |
| Improved          | RORX   | Rotate Without Affecting Flags  |         |  |
| rotate            | MULX   | Unsigned Multiply Without Affecting Flags   |         |  |

#### **15 new GPR Instructions to accelerate bit manipulation** and compression routines

## **Synchronization Improvements**

#### Improving existing primitives

- Faster LOCK-prefixed instructions
- A focus in recent generations

#### Locks still limit concurrency

- Fine-grained locking can help.
- But is tricky to get right.

#### • Intel<sup>®</sup> TSX

- Enables concurrent execution of transactions that do not conflict.
- Performance of fine-grained locks with effort of coarse-grained locks



#### Intel<sup>®</sup> TSX exposes parallelism through Transactions



### **Example Intel® TSX Execution**



#### No serialization and no communication if no conflicts





## **Two interfaces to Intel® TSX**

### Hardware Lock Elision (HLE)

- Legacy-compatible approach
- Looks like plain locks to old hardware

### **Restricted Transactional Memory (RTM)**

- Flexible interface for creating your own transactions
- New instructions not backwards compatible



### Hardware Lock Elision (HLE)

New instruction prefixes

- XACQUIRE prefix on instruction that locks
- **XRELEASE** prefix on instruction that unlocks

Hardware without TSX:

prefixes ignored

Hardware with TSX:

- Tries to execute critical section transactionally
- Concurrency possible if there is no data conflict
- Abort causes a re-execution with a lock

Useful for Exploiting Transactions in Backwards Compatible Way





### **Restricted Transactional Memory (RTM)**

| XBEGIN fallback  | Start transaction     |
|------------------|-----------------------|
| XEND             | End transaction       |
| XABORT abortcode | Abort transaction     |
| XTEST            | Inside a transaction? |

There is no guarantee that a transaction will ever succeed!

• Must provide a fallback path (usually a real lock)

**Read Chapter 12** of the latest *Intel*® 64 and *IA-32 Architectures Optimization Reference Manual* for advice on using Intel® TSX.



## **Usage from C/C++ using Intrinsics**



Notice 🖽

## **Library Support for Lock Elision**

Intel® Threading Building Blocks (Intel® TBB)

tbb::speculative\_spin\_mutex mutex;



### **Summary**

Haswell cores are wide

- 256-bit vector units
- Lots of implicit instruction-level parallelism

Intel<sup>®</sup> Transactional Synchronization Extensions (Intel<sup>®</sup> TSX)

New programming paradigm

#### Expressing parallelism is important!

- SIMD
  - OpenMP\* 4.0 simd
  - Array Notation
- Threading
  - OpenMP\*
  - Intel<sup>®</sup> Cilk<sup>™</sup> Plus
  - Intel<sup>®</sup> Threading Building Blocks





### **Resources:**

Intel<sup>®</sup> Parallel Studio XE Suites <u>http://software.intel.com/en-us/intel-parallel-studio-xe</u>

Intel<sup>®</sup> AVX1, AVX2, BMI and TSX:

http://www.intel.com/sdm

Intel<sup>®</sup> Advanced Vector Extensions 512 (Intel<sup>®</sup> AVX-512) and beyond: <u>http://www.intel.com/software/isa</u>

Discussion forum:

http://software.intel.com/en-us/forums/intel-isa-extensions

Intel<sup>®</sup> Software Developer Emulator (SDE) Emulate new instructions before hardware is available <u>http://www.intel.com/software/sde</u>

Intel<sup>®</sup> Architecture Code Analyzer

http://software.intel.com/en-us/articles/intel-architecture-code-analyzer





## **Core Cache Size/Latency/Bandwidth**

| Metric                       | Nehalem  | Sandy Bridge                                      | Haswell   |
|------------------------------|--|---|---|
| L1 Instruction Cache         | 32K, 4-way   | 32K, 8-way  | 32K, 8-way  |
| L1 Data Cache                | 32K, 8-way   | 32K, 8-way  | 32K, 8-way  |
| Fastest Load-to-use          | 4 cycles   | 4 cycles  | 4 cycles  |
| Load bandwidth               | 16 Bytes/cycle                                     | 32 Bytes/cycle<br>(banked)                        | 64 Bytes/cycle                                    |
| Store bandwidth              | 16 Bytes/cycle                                     | 16 Bytes/cycle                                    | <b>32 Bytes/cycle</b>                             |
| L2 Unified Cache             | 256K, 8-way  | 256K, 8-way                                       | 256K, 8-way                                       |
| Fastest load-to-use          | 10 cycles  | 11 cycles   | 11 cycles   |
| Bandwidth to L1              | 32 Bytes/cycle                                     | 32 Bytes/cycle                                    | 64 Bytes/cycle                                    |
| L1 Instruction TLB           | 4K: 128, 4-way<br>2M/4M: 7/thread                  | 4K: 128, 4-way<br>2M/4M: 8/thread                 | 4K: 128, 4-way<br>2M/4M: 8/thread                 |
| L1 Data TLB                  | 4K: 64, 4-way<br>2M/4M: 32, 4-way<br>1G: fractured | 4K: 64, 4-way<br>2M/4M: 32, 4-way<br>1G: 4, 4-way | 4K: 64, 4-way<br>2M/4M: 32, 4-way<br>1G: 4, 4-way |
| L2 Unified TLB               | 4K: 512, 4-way                                     | 4K: 512, 4-way                                    | 4K+2M shared:<br>1024, 8-way                      |
| All caches use 64-byte lines |  |   |   |

Intel<sup>®</sup> microarchitecture code names Nehalem, Sandy Bridge, and Haswell

### **Legal Disclaimer & Optimization Notice**

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © , Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Xeon Phi, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



