• Contact
  • Register
    (If you're a human, don't change the following field)
    Your first name.
    (If you're a human, don't change the following field)
    Your first name.

    Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

Show me some love: Improving the FPGA “Engineer Experience”

At the 17 October 2024 STAC Summit in New York, our panelists discussed 'Show me some love: Improving the FPGA “Engineer Experience”'. Panelists were:

  • Ben Maron, Head of Hardware Engineering, Hudson River Trading
  • Rajiv Perera, Director of Hardware and HFT Engineering, MA Capital
  • Michael Gorbovitski, Executive Director, Morgan Stanley
  • Lakshmi Aiyer, Director, Sr. FPGA ULL Developer, UBS Financial Services
  • Matthew Certosimo, Data Center FPGA Field Application Engineer, AMD
  • Vijay Akkaraju, Application Engineer Architect, System Verification Group (“SVG”) AE, Cadence

Watch the panel discussion below.

Related Event

STAC Summit, 17 October 2024, New York

NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.