Best practices in design for FPGA or ASIC

Adam Sherer, Verification Technology Executive, Cadence Design Systems, Inc., presented this at Global STAC Live, Fall 2021.

Watch the video below.

Q&A

Download the slides below.

AttachmentSize
GSL-Fall2021-Cadence.pdf4.34 MB

NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.