How to shine a light on full FPGA and ASIC performance

Adam Sherer, Verification Technology Executive, Cadence Design Systems, Inc., presented this at the 1 November 2022 STAC Summit in Chicago.

Download the slides below.

NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.