Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.
STAC neutrality and rigor remain unchanged
New records from the first tests of a pure FPGA-based or CXL-based UDP stack.
Exegy and AMD demonstrate 40-49% lower maximum latency at all ingress rates than previous record.
