Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.
At the 31 May 2023 STAC Summit in New York, our panelists discussed "FPGAs beyond ultra-low latency?". Panelists were:
The following vendors gave short presentations before the panel discussion:
Watch the panel discussion below.
Adam Sherer, Verification Technology Executive, Cadence Design Systems, presented this at the 31 May 2023 STAC Summit in New York.
Watch the video below.
Download the slides below.
Adam Sherer, Verification Technology Executive, Cadence Design Systems, presented this at the 18 May 2023 STAC Summit in Chicago.
Michael O’Sullivan, Engineering Director, Cadence Design Systems, presented this at the 4 May 2023 STAC Summit in London.
Adam Sherer, Verification Technology Executive, Cadence Design Systems, Inc., presented this at the 19 October 2022 STAC Summit in New York.
Adam Sherer, Verification Technology Executive, Cadence Design Systems, Inc., presented this at the 1 June 2022 STAC Summit in New York.
Adam Sherer, Verification Technology Executive, Cadence Design Systems, Inc., presented this at Global STAC Live, Fall 2021.
Q&A
Adam Sherer, Verification Technology Executive, Cadence Design Systems, Inc., presented this at the Global STAC Live, Spring 2020.
